| |
项目经验
n
2000/11--2001/01 cb18_cmos18 recharacterization
项目描述: extract timing and power value by Hspice and star_RC,
do lqs,make sure there are not DRC and LVS errors,make
sure they can build some kinds of models, and do the all
design flow as customer to make sure there are no error
.Then make datasheet and release.
责任描述: Be in charge of ro5(cb18ro150),from beginning to end.
n
2001/02-- ROM design
项目描述: Transfer the layout of ROM from 0.15 to 0.13.
责任描述: Study the schematics of compiler RO5,
draw the layout with compass, build cut with slice,
simulate it with Hspice, and test it.
|